United States Patent and Trademark Office, Patent Assignment 20108/54:
Assignment Of Assignors Interest

Tags No tags have been applied so far. Sign in to add some.
Assignors
Assignee

Kim, Hyung Hwan
Paperwork Executed October 23, 2007

Jung, Jong Goo
Paperwork Executed October 23, 2007

Transfer

Recorded
November 14, 2007

No Logo

Hynix Semiconductor, Inc.
Officially Listed As "Hynix Semiconductor Inc."

Hynix Semiconductor, Inc.
San 136-1, Ami-ri, Bubal-eub, Ichon-shi
Kyoungki-do 467-860
SOUTH KOREA

Patents
Correspondent

Method For Planarizing An Insulation Layer In A Semiconductor Device Capable Of Omitting A Mask Process And An Etching Process

USX0Patent Application No. 11939631, Filed November 14, 2007

USA1Application Publication No. 20080242084, Issued October 2, 2008

Richard J. Streit
Ladas & Parry LLP
Chicago, IL 60604

Updated October 2, 2008

View this assignment via USPTO Assignments on the Web

Statistics

This assignment has been viewed 5 times.

Issues Laws Cases News Firms Entities Pro